Scilab Home page | Wiki | Bug tracker | Forge | Mailing list archives | ATOMS | File exchange
Please login or create an account
Change language to: English - Français - Português - 日本語 -

Please note that the recommended version of Scilab is 6.0.0. This page might be outdated.
See the recommended documentation of this function

Справка Scilab >> Xcos > palettes > Discrete time systems palette > REGISTER

REGISTER

Shift Register

Block Screenshot

Description

This block realizes a shift register. At every input event, the register is shifted one step.

Dialog box

  • Register initial condition

    A column vector. It contains the initial state of the register.

    Properties : Type 'vec' of size -1

  • Datatype

    This block support all datatypes besides complex.

    Properties : Type 'vec' of size -1

Default properties

  • always active: no

  • direct-feedthrough: no

  • zero-crossing: no

  • mode: no

  • regular inputs:

    - port 1 : size [1,1] / type 1

  • regular outputs:

    - port 1 : size [1,1] / type 1

  • number/sizes of activation inputs: 1

  • number/sizes of activation outputs: 0

  • continuous-time state: no

  • discrete-time state: yes

  • object discrete-time state: no

  • name of computational function: delay4

Example

Interfacing function

  • SCI/modules/scicos_blocks/macros/Linear/REGISTER.sci

Computational function

  • SCI/modules/scicos_blocks/src/c/delay4_i32.c

  • SCI/modules/scicos_blocks/src/c/delay4_i16.c

  • SCI/modules/scicos_blocks/src/c/delay4_i8.c

  • SCI/modules/scicos_blocks/src/c/delay4_ui32.c

  • SCI/modules/scicos_blocks/src/c/delay4_ui16.c

  • SCI/modules/scicos_blocks/src/c/delay4_ui8.c

Scilab Enterprises
Copyright (c) 2011-2017 (Scilab Enterprises)
Copyright (c) 1989-2012 (INRIA)
Copyright (c) 1989-2007 (ENPC)
with contributors
Last updated:
Thu Oct 02 14:01:12 CEST 2014