Scilab Website | Contribute with GitLab | Mailing list archives | ATOMS toolboxes


MUX

Multiplexer

Block Screenshot

Description

Given vector valued inputs this block merges inputs in an single output vector. So, where are numbered from top to bottom. Input and Output port sizes are determined by the context.

Parameters

  • Number of input ports or vector of sizes

    integer in [1, 31].

    Properties : Type 'vec' of size -1.

Default properties

  • always active: no

  • direct-feedthrough: yes

  • zero-crossing: no

  • mode: no

  • regular inputs:

    - port 1 : size [-1,1] / type 1

    - port 2 : size [-2,1] / type 1

  • regular outputs:

    - port 1 : size [0,1] / type 1

  • number/sizes of activation inputs: 0

  • number/sizes of activation outputs: 0

  • continuous-time state: no

  • discrete-time state: no

  • object discrete-time state: no

  • name of computational function: multiplex

Interfacing function

  • SCI/modules/scicos_blocks/macros/Branching/MUX.sci

Computational function

  • SCI/modules/scicos_blocks/src/c/multiplex.c (Type 4)

Report an issue
<< ISELECT_m Signal routing palette M_SWITCH >>

Copyright (c) 2022-2023 (Dassault Systèmes)
Copyright (c) 2017-2022 (ESI Group)
Copyright (c) 2011-2017 (Scilab Enterprises)
Copyright (c) 1989-2012 (INRIA)
Copyright (c) 1989-2007 (ENPC)
with contributors
Last updated:
Mon Nov 07 15:06:08 CET 2022